Fault Simulation and Parametric Detection of Faults Using Discre tization in Analogue VLSI Circuits

Chakradhar Karan¹, Debasis Nanda²

1(Electrical & Electronics Engineering , Gandhi Engineering College , Odisha ,India) 2(Electrical & Electronics Engineering ,Gandhi Institute For Tewchnology,odisha ,India)

ABSTRACT: In this article we describe new model for determination of fault in circuit and also we provide detailed analysis of tolerance of circuit, which is considered one of the important parameter while designing the circuit. We have done mathematical analysis to provide strong base for our model and also done simulation for the same. This article describes detailed analysis of parametric fault in analog VLSI circuit. The model is tested for different frequencies for compactness and its flexibility. The tolerance analysis is also done for this purpose. All the simulation

I. INTRODUCTION

In present scenario analog VLSI circuits are used in wide number of applications such as multimedia, cellular communication, digital signal processing and data acquisition. The testing of analog VLSI circuit is a major task before designing and fabrication of any product. The fault detection in analog VLSI circuits is very difficult task due to complexity nature of analog circuits. There is no simple fault model for analog VLSI circuits at present in digital circuits. There are two types of fault model are present in analog circuits. These are catastrophic fault model and parametric fault model. In catastrophic, there is large deviation at output due to large variation in component values (due to short or open circuit). In parametric model, the component value will change from nominal value to certain extent. The parametric fault is caused by variations in component values due to time and environment. Sometimes the parametric fault causes the change in output behavior of the system. But catastrophic fault changes the behaviour of circuit completely [1], [2], [3].

1.1.1 BASIC PRINCIPLE

A large number of analog VLSI circuits can be represented by linear state variable equations [4], [5], [6]. For simplicity here we take single output state variable circuit where the output of every block contains a capacitor (memory element.). The state equation for the circuit is given by

X(t)=AX(t)+BU(t)(1)
X(t) = [x1(t), x2(t),, xn(t)]T is state vector containing n variable.
X(t) = [x1(t) + x2(t),, xn(t)]T Here $x1(t)$ is derivative with time. The output of the system is given by y (t). $y(t) = CX(t) + DU(t)$ (2) By taking Laplace transform we change state variable equation from time domain to frequency s domain that given by

$$sX(s) = A X(s) + BU(s).....(3)$$

From these equations we can derive from signal flow graph [7], [8]. Here we are taking example of Biquadratic Filter circuit. In Figure 1 and Figure 2 the circuit diagram and signal flow graph of biquadratic filter circuit are shown. The biquadratic filter circuit contain three op-amp. First operational amplifier is inverting opamp, s




Figure 1. Circuit diagram of biquadratic filter




Figure 2. Signal flow graph of biquadratic filter circuit

By using all the resistor value equal to R and all capacitor value equal to C. Then we have $\omega_0=1/RC$. From Figure 2 we can write state equation.

This equation can be write in time domain

$$X(tk)=ZAX(tk-1)+ZB(u(tk-1)+u(tk))....(9)$$

Here u(t) is input for simulation of biquadratic filter circuit. And sampling rate is 1/ts. And sampling frequency is f(s)=1/ts. In biquadratic filter circuit we use R=10k and C=0.02 μ F and we get ω 0=5000Hz and using nyquist criterion ts=0.0001sec. By using these parameter we find state equation in Z domain.

[x1(z)] = [0.5380.308]

$$-0.308-0.538$$
] $x2(z[z-1.x1(z)$

$$z-1.x2(z)$$
]+[0.192-0.038] ($u(z)+z-1.u(z)$)(10)

By applying sinusoidal input $u(t)=0.1\sin(2\pi.500t)$. We simulate biquadratic filter circuit.

econd is integrator and third is lossy integrator.

1.1.2 MODELING OF FAULTS

For the measurement of different fault occuring in circuit one should have complete fault list. There are two types of faults occur in analog VLSI circuits. These are parametric fault and catastrophic fault. Parametric faults occur in circuit due to some manufacturing defects (change in some parameter like due to doping level and due to oxide thickness). Due to parametric faults in circuit the tolerance of component will vary to certain value. In these types of faults the circuit output may or may not be changed. The value of component is increase or decrease to certain value, these type of faults we can be removed with the help of knowing the tolerance of component (ie. If there is some change in value then how much output of system is changed). Catastrophic faults are completely changed the output of the circuit. These cause the short circuit or open circuit. These are also called hard fault. Due to this type of fault the behavior of system changed drastically. These are random faults [9], [10].




Figure 3. Biquadratic filter simulation using MATLAB for different inputs




Figure 4. Biquadratic filter in discrete form (using Simulink)

1.2EFFECTS CAUSE BY SINGLE FAULT IN CIRCUIT

1.2.1 When we simulate the circuit with fault the z domain state equation is assumed as discrete network as shown in Figure 4. Here the coefficient of multiplier are zaij and zbi. These are the elements from zA and zB. Single fault appears with multiple faults in discrete circuit [8]. For example there is fault in R5. That is the value of R5 is changed from its original value. The original value of R5=10k due to fault is changed to R5=1k. This fault effect the entire matrices of s domain where R5 is present. Where as it effects both in z domain that is zA and zB. The change in state equation due to fault occur in circuit.

$$\begin{vmatrix} X1(S) \\ X2(S) \end{vmatrix} = \begin{vmatrix} -5000 & 5000 \\ -5000 & 5000 \end{vmatrix} \begin{vmatrix} X1(S)/S \\ X2(S)/S \end{vmatrix} + \begin{vmatrix} 5000 \\ S \end{vmatrix} U(S)$$
By in z domain it is given as

$$\begin{vmatrix} x1(z) \\ x2(z) \end{vmatrix} = \begin{vmatrix} 0.526 & 0.372 \\ -0.372 & 0.860 \end{vmatrix} \begin{vmatrix} z-1.x1(z) \\ z-1.x2(z) \end{vmatrix} + \begin{vmatrix} 0.191 \\ -0.047 \end{vmatrix} (u(z) + z - 1.u(z))$$

Number of states changed due to single fault in circuit is shown. The major cause of circuit failure is parasitic capacitance. For example here we consider capacitance Cf effect which is at negative terminal of operational amplifier first and output terminal of operational amplifier. Due to this capacitance faulty state is generated which will increase the states. Here we represent it as faulty state (xf).




Figure 5. Signal flow graph with increased states for biquadratic filter

Due to the presence of parasitic capcitance the state equation is also changed and can be written as.




Figure 6. Fault Free and Response of Biquadratic filter at f=500Hz using MATLAB




Figure 7. Error Difference between the good and faulty response of Biquadratic filter circuit using MATLAB

1.2.1.FAULT SIMULATION

Our approach work serially for analog VLSI not like parallel approaches, because is not possible to detected all the faults in the circuit. Here we apply this approach to the parametric fault occuring in the analog VLSI circuit that is when the value of the component changes slightly and the output response of the circuit is changed completely. So it is very necessary to detect this fault. Here in first case we assume fault in R5 resistor in the biquadratic filter. Then with the help of our approach we detect the response of the good and faulty biquadratic filter circuit. This approach is applicable to all types of circuit which we can convert into the signal flow graph. Our approach is simple and efficient as compared to the methods used now a days [8].

2.1. IMPLEMENTATION OF ALGORITHM

The algorithm for fault modelling and detection is constructed with the help of MATLAB and Simulink [10]. The entire algorithm to compute fault in circuits is shown in Figure 8. With the help of given algorithm we can easily detect the fault in analog VLSI circuit. In this paper we applied our algorithm to two circuit first is Biquadratic filter circuit and second circuit is leap frog filter circuit. Both circuit are benchmark circuit. Before the implementation of testing method, the method should be applicable to these circuits [11].




Figure 8. Algorithm to compute fault in circuits

2.2TOLERANCE ANALYSIS USING SENSITIVITY

Sensitivity analysis of analog circuit provide us the information about various component present in the circuit. The design engineer need to choose as many inexpensive components as possible, by keeping the circuit performance stable, he need to decide which elements are sensitive and how much value they required for the tolerance. With the help of sensitivity analysis we also know about the component characteristics variation in circuit and its effect on performance of system output [12].

2.3.SENSITIVITY ANALYSIS

2.3.1 Sensitivity analysis approach

A simple definition of sensitivity is how much specific system behavior/characteristic changes as a individual component value changes [11], [12]. The general equation for sensitivity analysis is given below. $Sxy=\lim$

 $\Delta x \rightarrow 0 \Delta y y \Delta x x = x y \partial y / \partial x$

Equation (11) is the general mathematical definition of circuit sensitivity: Where S represent sensitivity, X represent changing element/component and Y is the characteristic of circuit which one want to evaluate as component value is varied. The middle part of this equation shows that the percentage that the dependent variable $\Delta y/y$ changes, relative to the percentage that the independent variable $\Delta x/x$ changes.

The sensitivity analysis done by using these formulae derived below. Let's take a transfer function H(s). H(s) = N(s)D(s) (12)

HereN(s) represent the numerator part of transfer function and D(s) represent the denominator part of transfer function. From (11) and (12), we write a new equation which is same as (13), but its variable name are changed to make our calculation easy. In general, the AC-sensitivity is given by the following $Sens(H(s),W)=WH(s)\partial H(s)\partial W$

Substituting equation (11) into (12) and applying the chain rule have

Sens(H(s),W)=W(1N(s) ∂ N(s) ∂ W)-(1D(s) ∂ D(s) ∂ W) (13)

Here W is the component which one want to vary w.r.t. circuit transfer function. By using above (13) we can calculate the sensitivity of circuit any circuit. equation:

2.4. SENSITIVITY ANALYSIS OF VOLTAGE DIVIDER CIRCUIT

Here we consider voltage divider circuit in Figure 9 and by applying above formulae of sensitivity we derive these equations. This is the simplest example we have taken here. By using this example, we get information about the components of the circuit which are sensitive (according to their value).




Figure 9. Voltage divider circuit

The DC transfer function of is given in equation below

H(s)=VoutVin = R2R1+R2=N(s)D(s)

STDCR1 = -R1R1 + R2(14)

By using equation (13), we calculate the sensitivities transfer function w.r.t. R1 and R2.

STDCR2 = R1R1 + R2 (15)

In above equation shows that the DC transfer function is changes w.r.t. R1 and R2. As shown in (14) contain negative sign this implies that if R1 increases then corresponding transfer function decreases. But in case of R2 it is opposite that when R2 increases then transfer function also increases.

In first case, let us assume R1 is very large then the equation becomes -R1R1=-1 and R1R1=1. This shows that the transfer function changed by nearly 1% for 1% change in either resistor under these conditions. In second case if R2 is very large this results sensitivity equation equal to zero when R1=0 and $R2=\infty$. Due to this transfer function changed very small when there is variation in resistor value. In third case, let us take R1=R2 then transfer function becomes 0.5 and sensitivities are -0.5 and 0.5. Now we expect that the transfer function will changed to 0.5% for 1% variation in either resistor. But by increasing R2 to 1% and transfer function is 1/2.01=0.498 which is reduction of 0.5%. In similar manner we increase R1 by 1% which gives 1.01/2.01=0.502, which is increase of 0.5%. This is sensitivity analysis of very simple circuit which contain only resistor. Now we calculate the sensitivities of circuits which contain resistor, capacitor and inductor.

II. CONCLUSION

Here we have proposed a new approach for fault detection in linear analog VLSI circuits. This approach is done by using discretizing the circuit in z domain and sampling frequency is chosen to achieve maximum accuracy. In this study all the simulations and calculations for transfer function, state equation in s domain as well as z domain are done with the help of MATLAB and algorithms of all models are constructed with the help of SIMULINK. This approach is very effective to linear analog VLSI circuits and our proposed algorithm is applicable to mostly all analog VLSI circuits.

REFERENCES

- [1]. Y. Lu and R. Dandapani, "Hard Fault Diagnosis in Analog Circuits Using Sensitivity Analysis," Proc. of the IEEE VLSI Test Symp., pp. 225–229, 1993.
- [2]. S. Thakur, "A Complete Analysis of Channel Estimation and Peak to Average Power Ratio in Wireless Communication Using Discrete Fourier Transform," 2016.
- [3]. A. C. Sanabria-Borbon and E. Tlelo-Cuautle, "Symbolic sensitivity analysis in the sizing of analog integrated circuits," Computing Science and Automatic Control, 2013.
- [4]. R.P. Sallen, and E.L. Key, "A Practical Method of Designing Active Filters," IRE Transactions on Circuit Theory, March, vol. CT-2, pp.74-85, 1955.
- [5]. L.P. Huelsman, and P.E. Allen, "Introduction to the Theory and Design of Active Filters," McGrawHill, New York, 1980.
- [6]. L. Milor and V. Visvanathan, "Detection of Catastrophic Faults in Analog Integrated Circuits," IEEE Trans. on Computer-Aided Design, vol. 8, pp. 114–130, 1989.
- [7]. S. Thakur, K. V. V. Satyanarayana and K. C. M. Reddy, "Diagnosis of parametric faults in linear analog VLSI circuits," 2016 10th International Conference on Intelligent Systems and Control (ISCO), Coimbatore, pp. 1-5, 2016. doi: 10.1109/ISCO.2016.7727099
- [8]. N.B. Hamida and B. Kaminska, "Multiple Fault Analog Circuit Testing by Sensitivity Analysis," J. Electronic Testing: Theory and Applications, vol. 4, pp. 331–343, 1993.

- [9] B. Kaminska, K. Arabi, I. Bell, P. Goteti, J.L. Heurtas, B. Kim, A. Rueda and M. Soma, "Analog and Mixed-Signal Benchmark Circuits First Release," IEEE International Test Conference, Washington DC, 1997.
- [10]. S.-J. Tsai, "Test Vector Generation for Linear Analog Devices," Proc. of the IEEE Int'l. Test Conf., Oct., pp. 592–597, 1991.
- [11]. N. Balabanian, T.A. Bickart and S. Seshu, "Electrical Network Theory," John Wiley & Sons, Inc., chap. 9, (1969), pp. 646–647. [11] The Math Works Inc. MATLAB User's Guide, 2009.
- [12]. S. Thakur and A. Naithani, "A novel approach for calculation of component tolerance in analog VLSI circuits using ISFG technique," 2016 Online International Conference on Green Engineering and Technologies (IC-GET), Coimbatore, pp. 1-5, 2016. doi: 10.1109/GET.2016.7916792